The behaviour of asynchronous circuits is often described by Signal Transition Graphs (STGs) 
Introduction
Asynchronous circuits are a promising type of digital circuits. They have lower power consumption and electromagnetic emission, no problems with the clock skew and related subtle issues, and are fundamentally more tolerant of voltage, temperature and manufacturing process variations. The International Technology Roadmap for Semiconductors report on Design [1] predicts that 22% of the designs will be driven by handshake clocking (i.e., asynchronous) in 2013, and this percentage will raise up to 40% in 2020.
Various architectures are used to implement speed-independent circuits [6] . The following three are probably the most well-known (see Fig. 2 ): (i) the complex-gate (CG) implementation, where every output or internal signal in the circuit is implemented as a single (possibly very complicated) atomic gate [4] ; (ii) gC implementation [13] , * This research was supported by Royal Academy of Engineering / EP-SRC grant EP/C53400X/1 (DAVAC).
where each signal is implemented using a pseudo-static latch called generalised C element (gC element); and (iii) standard-C (stdC) implementation [2] , where each signal is implemented using a C-latch controlled by set and reset signals, which we assume are implemented as complexgates. The latter two architectures are superficially similar, but one should bear in mind that a gC element is assumed to be atomic, while in the stdC implementation the gates controlling a C-latch have delays. Hence a naïve transformation of a gC implementation into an stdC one can result in a hazardous circuit (see below).
PETRIFY [5, 6] is one of the commonly used tools for synthesis of asynchronous circuits. As a specification it accepts a Signal Transition Graph (STG) [4, 17] -a class of interpreted Petri nets in which transitions are labelled with the rising and falling edges of circuit signals. For synthesis, PETRIFY employs the state space of the STG, and so it suffers from the combinatorial state space explosion problem. That is, even a relatively small system specification may (and often does) yield a very large state space. This puts practical bounds on the size of control circuits that can be synthesised using such techniques, which are often restrictive, especially if the specification is not constructed manually by a designer but rather generated automatically from high-level hardware descriptions. (For example, designing a circuit with more than 20-30 signals with PETRIFY is often impossible.) Hence, this approach does not scale.
In order to alleviate this problem, Petri net analysis techniques based on causal partial order semantics, in the form of Petri net unfoldings, were applied to circuit synthesis. In [11] the unfolding technique was applied to detection of encoding conflicts between reachable states of an STG, and in [10] a technique for resolution of such conflicts was developed. Moreover, in [12] the problem of complex-gate logic synthesis from an STG free from encoding conflicts was solved. The experiments in [10] [11] [12] showed that unfolding-based approach has significant advantage both in memory consumption and in runtime compared with the existing state space based methods; in particular it can handle much bigger STGs than PETRIFY, while delivering circuits with comparable (and often better) area and latency. These techniques essentially complete the design cycle for complex-gate synthesis of asynchronous cir-cuits from STGs that does not involve building reachability graphs at any stage and yet is a fully fledged logic synthesis.
This paper is an extension of the method of [12] to the other mentioned target architectures, viz. gC and stdC implementations. It turns out that gC synthesis is a relatively straightforward generalisation of the approach of [12] , and hence this paper focuses mainly on stdC synthesis (gC synthesis is described in the technical report [9] ). Although the techniques employed in this paper resemble those in [12] , there is a significant and technically difficult new contribution: the stdC synthesis turns out to be much more complicated than CG or gC syntheses since the derived covers must satisfy the Monotonic Cover condition [2, 6] , which ensures that the resulting circuit is not hazardous. To tackle this problem, the method described in this paper has to derive not only the truth table of the cover, but also a set of entrance constraints (which are Boolean implications on the values of the set and reset functions at different points). These constraints, together with the truth table, are then passed to a binate Boolean minimiser to obtain a monotonic cover. Another (minor) contribution of this paper is a better algorithm for computation of the supports (see Section 3.3). The full version of this paper can be found in the technical report [9] (available on-line).
Basic definitions
In this section, we present basic definitions concerning Petri nets [16] , STGs [5, 6, 17] , net unfoldings [7, 14, 18] and Boolean satisfiability [15] . Petri nets A net is a triple N df = (P, T, F ) such that P and T are disjoint sets of respectively places and transitions (collectively referred to as nodes), and
We adopt the standard rules about representing nets as directed graphs, viz. places are represented as circles, transitions as rectangles, the flow relation by arcs, and markings are shown by placing tokens within circles. In addition, the following short-hand notation is used: a transition can be connected directly to another transition if the place 'in the middle of the arc' has exactly one incoming and one outgoing arc (see, e.g., Fig. 1(a) ). As usual,
A net system is a pair Σ df = (N, M 0 ) comprising a finite net N = (P, T, F ) and an (initial) marking M 0 . We assume the reader is familiar with the standard notions of the theory of Petri nets (see, e.g., [16] ), such as enabling and firing of a transition, firing sequence, marking reachability, deadlock, and net boundedness and safeness. is a net system, Z is a finite set of signals, generating the finite alphabet Z ± df = Z × {+, −} of signal transition labels, and λ : T → Z ± is a labelling function. The signal transition labels are of the form z + or z − , and denote a transition of a signal z ∈ Z from 0 to 1 (rising edge), or from 1 to 0 (falling edge), respectively. We use the notation z ± to denote a transition of signal z if we are not particularly interested in its direction. Γ inherits the operational semantics of its underlying net system Σ, including the notions of transition enabling and firing, reachable markings and firing sequences.
Signal Transition Graphs
We associate with the initial marking of Γ a binary vector v
|Z| , where each v 0 i is the initial value of the signal z i ∈ Z. Moreover, with any finite sequence of transitions σ we associate an integer signal change vector v In what follows, we assume that the STG is safe, deadlock-free, deterministic (i.e., none of its reachable markings enables two distinct transitions labelled with the same sig-nal), consistent and semi-modular (i.e., if at some reachable marking a firing of some transition t disables some other transition t then λ(t ) ∈ Z I and λ(t ) ∈ Z I , i.e., a choice is allowed only between inputs). All these properties can be efficiently checked using Petri net unfoldings [18] 
where ⊕ is the 'exclusive or' operation. Similarly, the set and reset functions Set z and Reset z are defined as follows:
where '−' denotes the 'don't care' value (i.e., the value of the function can be chosen arbitrarily, with the view of simplifying the resulting implementation). For the circuit to be implementable, the values of Set z and Reset z must be uniquely determined by the encoding of each reachable state, i.e., they should be functions of
Z → {0, 1}. Note that while any Boolean functions S z and R z satisfying the above conditions can be directly used for gC implementation, they must in addition satisfy the Monotonic Cover condition [2, 6] , in order to provide a hazard-free stdC implementation. This condition states that a cover must be entered only via the states enabling the output z. To illustrate the importance of this condition, consider the implementation shown in Fig. 2(d) , which does not satisfy it, since the state 0110 (which is covered by the set functionāb∨d and does not enable c) can be reached from the state 1110 (which is not covered by this set function and does not enable c). Consider the sequence of states
The gate computing the set function is high at 1111. Firing of d − drives its output low, but before it reaches 0, a − can fire, driving its output high; similarly, before it reaches 1, b − can fire, driving it low. Hence, this gate can exhibit runt non-digital pulses, which may cause the circuit to malfunction.
To address this issue, we introduce the strict versions of the set and reset functions as Set Note that in general these functions are incompletely specified because not all the possible encodings occur in the state graph. An incompletely specified Boolean function can be characterised by its ON, OFF and DC ('don't care') sets of inputs on which it evaluates to 1, 0 and '−' respectively. These sets must be pairwise disjoint, and their union must contain every possible input.
It can happen that two semantically different states have the same encoding, which means that the circuit is not implementable. To capture this, we define a specific kind of an encoding conflict, called a strict Complete State Code (sCSC ) conflict. (This notion will be essential for our unfolding-based method of overapproximating the supports of the monotonic covers for stdC implementation.) Sup-
Intuitively, this means that the strict set/reset function of z is implementable as a complex gate. It turns out (see the technical report [9] for the proof) that the (not necessarily strict) set and reset functions satisfying the Monotonic Cover condition can be derived (i.e., z is stdC-implementable) iff both sCSC properties for each z ∈ Z O .) CSC conflicts can be detected [11] and resolved [10] on unfold- (9) is smaller than the number of possible encodings (2 4 = 16). This means that the missing encodings belong to the DC sets of the functions being derived. The next row of the table gives for each output signal of the circuit the result of Boolean minimisation, viz. the set and reset functions which are suitable for the gC implementation. However, as it was explained earlier, these covers do not satisfy the Monotonic Cover condition and thus are not suitable for the stdC implementation. For this circuit the Monotonic Cover condition can be expressed by additional entrance constraints shown in the lower part of Table 1 , which the produced covers must satisfy; the resulting expressions for the set and reset functions suitable for the stdC implementation are shown in the last row of the table.
1 These functions were obtained as the result of conditional Boolean minimisation, taking into account the entrance constraints; it is reducible to the binate covering problem [8] .
This essentially completes the synthesis procedure based on state graphs. However, it often leads to state space explosion, and in the proposed approach we follow another way of representing the behaviour of STGs, viz. STG unfoldings [7, 14, 18] .
STG unfoldings A finite and complete unfolding prefix π of an STG Γ is a finite acyclic net which implicitly represents all the reachable states of Γ together with transitions enabled at those states. Intuitively, it can be obtained through unfolding Γ, by successive firings of transitions, under the following assumptions: (a) for each new firing a fresh transition (called an event) is generated; (b) for each newly produced token a fresh place (called a condition) is generated. The full unfolding is infinite whenever Γ has an infinite firing sequence; however, if Γ has finitely many reachable states then the unfolding eventually starts to repeat itself and can be truncated (by identifying a set E cut of cut-off events beyond which the prefix is not generated) without loss of information, yielding a finite and complete prefix. We denote by E and B the sets of all events and conditions of π, correspondingly, and by h : E ∪ B → T ∪ P the mapping from the nodes of the prefix to the corresponding nodes of the STG. The size |π| of π is defined as the total number of its events, conditions and arcs.
Due to its structural properties (such as acyclicity), the reachable markings of Γ can be represented using configurations of π. A configuration C is a causally closed set of events (being causally closed means that if e ∈ C and f ∈
•• e, then f ∈ C) without choices (i.e., for all distinct events e, f ∈ C,
• e ∩ • f = ∅). Intuitively, a configuration is a partially ordered execution, i.e., an execution where the order of firing of some of the events (viz. concurrent ones) is not important.
After starting π from the implicit initial marking (with a single token in each condition which does not have an incoming arc) and executing all the events in C, one reaches the marking denoted by Cut(C), and called a cut.
) is the marking of Γ which corresponds to this cut. It is remarkable that each reachable marking of Γ is Mark (C) for some configuration C, and, conversely, each configuration C generates a reachable marking Mark (C). This property is a primary reason why various behavioural properties of Γ can be re-stated as the corresponding properties of π, and then checked, of-ten much more efficiently. We extend the functions Code, Code z , Nxt z and Out z/z + /z − to configurations of π as fol-
Efficient algorithms exist for building finite and complete prefixes [7] , which ensure that the number of non-cutoff events in the resulting prefix never exceeds the number of reachable states of Γ. Moreover, complete prefixes are often exponentially smaller than the corresponding state graphs, especially for highly concurrent Petri nets, because they represent concurrency directly rather than by multidimensional 'diamonds' as it is done in state graphs. For example, if the original Petri net consists of 100 transitions which can fire once in parallel, the state graph will be a 100-dimensional hypercube with 2 100 vertices, whereas the complete prefix will coincide with the net itself. Since STGs usually exhibit a lot of concurrency, but have rather few choice points, their unfolding prefixes are often exponentially smaller than the corresponding state graphs; the experimental results in Table 2 demonstrate that high levels of compression can indeed be achieved in practice. Thus, unfolding prefixes are well-suited for alleviating the state space explosion. Boolean satisfiability The Boolean satisfiability problem (SAT) consists in finding a satisfying assignment, i.e., a mapping A : Var → {0, 1} defined on the set of variables Var occurring in a given Boolean expression ϕ such that ϕ evaluates to 1. This expression is often assumed to be given in the conjunctive normal form (CNF) n i=1 l∈Li l, i.e., it is represented as a conjunction of clauses, which are disjunctions of literals, each literal l being either a variable or the negation of a variable. It is assumed that no two literals within the same clause correspond to the same variable.
Contemporary SAT solvers, e.g., ZCHAFF [15] , can be used in the incremental mode, i.e., after solving a particular SAT instance the user can slightly modify it (e.g., by adding and/or removing a small number of clauses) and execute the solver again. This is often much more efficient than solving these related instances as independent problems, because on the subsequent runs the solver can use some of the useful information collected so far. In particular, such an approach can be used to compute projections of assignments satisfying a given formula.
Let V ⊆ Var be a non-empty set of variables occurring in a formula ϕ, and Proj v Suppose now that we are interested in finding only the maximal elements of Proj
The above procedure can then be modified by changing the appended clause to
v; moreover, before terminating, an additional pass over the elements of PROJ is made in order to eliminate any non-maximal projections.
Logic synthesis based on unfoldings
Although the process of logic synthesis described in Section 2 is relatively straightforward, it suffers from the state space explosion problem due to the necessity of constructing the entire state graph of the STG. This section describes a synthesis procedure based on a finite and complete STG unfolding prefix, completely avoiding generation of the state graph. We assume a given consistent STG satisfying the CSC property, and consider in turn each output signal z ∈ Z O . For the stdC synthesis one has to derive the set and reset functions S z and R z satisfying the Monotonic Cover condition. In what follows, we only describe how to derive the set function, since the derivation of the reset function is very similar.
Outline of the proposed method
The starting point of the proposed approach is to consider the set N SUPP of all non-supports of S , in the sense that any support is an extension of some minimal support, and vice versa, any extension of any minimal support is a support. However, the simplest equation is usually obtained for some minimal support, and this approach was adopted. Yet, this is not a limitation of the proposed method, as one can also explore some or all of the non-minimal supports, which can be advantageous, e.g., for small circuits and/or when the synthesis time is not of paramount importance (this would sometimes allow one to find a simpler equation). And vice versa, not all minimal supports have to be explored: if some minimal support has many more signals compared with another one, the corresponding expression is likely to be more complicated, and so too large supports can be safely discarded. Thus, as usual, there is a trade-off between the execution time and the degree of design space exploration, and the proposed method allows one to reach an acceptable compromise. Typically, several 'most promising' supports are selected and used for subsequent derivation of the cover, and the simplest cover is chosen in the end.
Suppose now that X is one of the chosen supports of S s z . Note that instead of deriving the function S s z , we derive the function S z subject to the entrance constraints. This often results in a better implementation, since the corresponding truth table has more 'don't-cares'. However, the support X used in this case was computed for the function S s z , and hence can contain more signals than necessary. This does not result in an inferior implementation, since the Boolean minimisation will remove the redundant signals if this helps to simplify the resulting expression. Note also that the binate covering problem in this case is guaranteed to have a solution, since S s z is always a possible solution (however, better solutions can be found by Boolean minimisation).
In order to compute the truth table for S z and a chosen support X, we build a Boolean formula which has a variable code x for each signal x ∈ X and is satisfiable iff these variables can be assigned values in such a way that there is a configuration C such that Code x (C ) = code x , for all x ∈ X, and S z (Code(C )) = 1 (for the ON set) or 0 (for the OFF set). Then, using the incremental SAT approach, one can compute the corresponding projections of the sets of reachable encodings onto X, which gives the truth table for S z . In addition to the truth table, a set of entrance constraints of the form S z (v) ⇒ S z (v ) is generated. The computed truth table, together with this set of implications, is then fed to a Boolean minimiser, which completes the synthesis. The minimisation is performed under the supplied constraints, and the problem is known as the binate covering problem [8] .
It should be noted that the size of the truth table for Boolean minimisation and the number of times a SAT solver is executed in the proposed method can be exponential in the size of the support. Thus, it is crucial for the performance of the proposed algorithm that the support of each function is relatively small. However, in practice it is anyway difficult to implement as an atomic logic gate a Boolean expression depending on more than, say, eight variables. (Atomic behaviour of logic gates is essential for the speedindependence of the circuit, and a violation of this requirement can lead to hazards [4, 6] .) This means that if some function has only 'large' supports then the specification must be changed (e.g., by adding new internal signals) to introduce 'smaller' supports. Such transformations are re- lated to the logic decomposition and technology mapping step in the design cycle for asynchronous circuits [6] ; we do not consider it in this paper. 
Computing maximal non-supports
At the level of a branching process, a sCSC Fig. 2(c,d) , whereas a gC implementation with the support {a, b, d} is possible, see Fig. 2(b) .
We adopt the following naming conventions for the CSC formula. The variable names are in the lower case and names of formulae are in the upper case. Names with a single prime (e.g., conf e and CON F ) are related to C , and ones with a double prime (e.g., conf e ) are related to C . If there is no prime then the name is related to both C and C . If a formula name has a single prime then the formula does not contain occurrences of variables with double primes, and the counterpart double prime formula can be obtained from it by adding another prime to every variable with a single prime. The subscript of a variable points to which element of the STG or the prefix the variable is related, e.g., conf e and conf e are both related to the event e of the prefix. By a variable without a subscript we denote the list of all variables for all possible values of the subscript, e.g., conf denotes the list of variables conf e , where e runs over the set E \ E cut .
Below we describe the Boolean variables which are used in the proposed translation. Some of them can be expressed via others, and in such a case an appropriate defining ex-pression is provided, and it is assumed that whenever such a variable is used in some formula, the corresponding defining expression is also added to this formula. (And if it, in turn, depends on some other variables with defining expressions, they are also added, and so on.)
• For each event e ∈ E \ E cut , we create two Boolean variables, conf e and conf e , tracing whether e ∈ C and e ∈ C , respectively.
• For each signal x ∈ Z, we create a variable nsupp x indicating whether x belongs to a non-support.
• For each condition b ∈ B \E in its preset and p 0 z in its postset. Exactly one of these two places is marked at the initial state, accordingly to the initial value of signal z (these initial values can be computed using the unfolding).
One can show that at any reachable state of an STG augmented with such places, p 0 z (respectively, p 1 z ) is marked iff the value of z is 0 (respectively, 1). Thus, if a transition labelled by z + (respectively, z − ) is enabled then the value of z is 0 (respectively, 1), which in turn guarantees the consistency. Such a transformation can be done completely automatically. For a consistent STG, it does not restrict the behaviour and yields an STG with an isomorphic state graph. In what follows, we assume such tracing places in the STG.
We observe that Code
x -labelled condition b (note that the places in P Z cannot contain more than one token). This is captured by the defining expression code x ⇐⇒ b∈Bx cut b , where
The defining expression for code x can be built similarly.
• For each event e ∈ E, we create two Boolean variables, en e and en e , tracing whether e is 'enabled' by C and C respectively. Note that unlike conf and conf , such variables are also created for the cut-off events. The defining expression for en e is en e ⇐⇒ b∈ • e cut b . Intuitively, it states that e is 'enabled' by C iff all the conditions in • e are in Cut(C ). The defining expression for en e can be built similarly.
• For each signal x∈Z, we create two Boolean variables, out x/x + /x − and out x/x + /x − , tracing the values of Out x/x + /x − (C ) and Out x/x + /x − (C ) respectively. The defining expression for out x/x + /x − is defined as
+ /x − -labelled event is enabled by C . The defining expression for out x/x + /x − can be built similarly.
As already mentioned, the aim is to build a Boolean formula CSC such that Proj CSC nsupp = N SUPP, i.e., after assigning arbitrary values to the variables nsupp, the resulting formula is satisfiable iff there is a sCSC Fig. 3 shows a satisfying assignment (except the variables cut and cut ) corresponding to the sCSC c + {a,b,d} conflict depicted there. The target formula CSC will be the conjunction of constraints described below.
Configuration constraints
The role of first two constraints, CON F and CON F , is to ensure that C and C are legal configurations (not just arbitrary sets of events). CON F is defined as the conjunction of two formulae: e∈E\Ecut f ∈ •• e (conf e ⇒ conf f ) (ensuring that C is a causally closed set of events) and
One can see that the size of the configuration constraints is O(|E\E cut | 2 ), but since STGs in practice usually contain just a few choices, this upper bound is rather pessimistic. Moreover, it is possible to reduce it down to O(|π|), at the expense of introducing auxiliary variables. This linear in the size of the prefix translation is not considered in this paper as it is quite complicated, even though it was implemented in the actual tool. Note that the configuration constraint does not depend on the output signal z being synthesised, and thus it can be re-used many times during the synthesis.
Encoding constraint The role of the encoding constraint N SUPP is to ensure that Code x (C ) = Code x (C ) whenever nsupp x = 1. This is conveyed by the formula x∈Z nsupp x ⇒ (code x ⇐⇒ code x ) , with the appropriate defining expressions.
One can show that under the plausible assumption that for each signal x ∈ Z, x + -and x − -labelled events occur in the prefix, the size of the encoding constraint is O(|π|). Note that the encoding constraint does not depend on the output signal z being synthesised, and thus it can be re-used many times during the synthesis.
Separation constraint
The role of the separation constraint SEP is to ensure that Out z + (C ) = Out z + (C ). Since all the other constraints are symmetric w.r.t. C and C , one can rewrite it as Out z + (C ) = 1∧Out z + (C ) = 0, which is conveyed by the formula out z + ∧ ¬out z + , with the appropriate defining expressions.
Unlike the configuration and encoding constraints, the separation constraint does depend on the output signal z being synthesised. However, under the plausible assumption that for each signal z ∈ Z O , z + -and z − -labelled events occur in the prefix, one can ensure (by re-using parts of formulae) that the total size of the generated formulae for all z ∈ Z O is O(|π|). Translation to SAT Now the problem of computing the set N SUPP max of maximal non-supports of S 
Computing minimal supports
In [12] the set SUPP min of minimal supports was computed using the incremental SAT approach. Below a better approach is described.
The characteristic function of the set of all non-supports can be built as X∈N SU PPmax x∈Z\X ¬nsupp x . One can see that this expression is in the disjunctive normal form (DNF), i.e., it is represented as a disjunction of monoms, which are conjunction of literals, each literal being either a variable or the negation of a variable. Moreover, this function is negative unate in all its variables, i.e., every its literal is the negation of a variable. Since the minimal DNF of a unate function is uniquely defined as the disjunction of all its prime implicants, and the sets in N SUPP max are pairwise incomparable w.r.t. ⊂, the expression above is this minimal DNF.
The characteristic function of the set SUPP of all supports can be obtained as the negation of the above expression; since the original function is negative unate in all its variables, the result will be positive unate in all its variables, i.e., in its minimal DNF no literal is the negation of a variable. Each prime implicant of the characteristic function of SUPP defines a minimal support, and so one can compute the set SUPP min of the minimal supports by building its (uniquely defined) minimal DNF and considering the set of its monoms.
For example, the function S Note that in general the DNF of the negation of a given DNF expression can be exponentially larger than the original expression, even in the unate case. Nevertheless, in practice it is often much easier to complement a unate function. In the actual implementation we used the unate compl function provided by ESPRESSO [3] .
Computing the truth table
Suppose that X is a (not necessarily minimal) support of S s z . For stdC synthesis, one has to compute the truth table (i.e., the ON, OFF and DC sets) for S z (not S s z !) and the support X, and derive the entrance constraints. Even though S z is being derived, the (potentially larger) support computed for S s z is used. This, on the one hand, guarantees that it is possible to derive S z satisfying the entrance constraints (i.e., the binate covering problem will always have a solution), and, on the other hand, does not result in an inferior implementation since Boolean minimisation will remove the 'redundant' signals from the resulting expression when this leads to simplification.
Note that S z is not completely specified even on the reachable states of the STG. To reduce the number of incremental calls to the SAT solver, we do not compute the DC set explicitly (it is implicitly defined by the ON and OFF sets), and compute the ON and OFF sets separately as follows.
The ON set of S z can be computed as the projection of the formula defined as the conjunction of CON F , the defining expressions for the variables code x , x ∈ X, and out z + (with the appropriate defining expressions) onto the set of variables {code x | x ∈ X}. Intuitively, this projection will contain the encodings of all reachable states enabling z + , restricted to X. Similarly, the OFF set of S z is computed as the projection of the formula defined as the conjunction of CON F , the defining expressions for the variables code x , x ∈ X, and code z ⇐⇒ out z (the latter conveys that Nxt z (C ) = 0; note that Nxt z (C) ≡ ¬Code z (C) ⇐⇒ Out z (C)), with the appropriate defining expressions, onto the set of variables {code x | x ∈ X}. Intuitively, this projection will contain the encodings of all reachable states at which Nxt z is 0, restricted to X.
Derivation of the entrance constraints
The Boolean minimisation procedure must now take into account the Monotonic Cover condition, i.e., ensure that the entrance constraints are satisfied by the solution. These are a set of implications which can be computed as follows. We construct a formula defined as the conjunction of CON F , the defining expressions for the variables code x , x ∈ X, and code z ∧ ¬out z − ∧ x∈X\{z} out x , with the appropriate defining expressions. One can show that under the plausible assumption that for each signal x ∈ Z, x + -and x − -labelled events occur in the prefix, the size of this formula is O(|π|).
Each satisfying assignment A of this formula defines a configuration C such that Code z (C )=1, Out z − (C )=0 and enabling some event e labelled by some signal x ∈ X \ {z}. Let v be the projection of A onto the set of variables {code x | x ∈ X}. The entrance constraint for the final state of C conveys that if the final state of C ∪ {e} is in the cover than the final state of C is also in the cover. That is, for each signal x ∈ X \ {z} enabled by C , the implication S z (v ) ⇒ S z (v) should be added to the set of entrance constraints, where v is obtained from v by negating the bit corresponding to x. Then the clause x∈X\{z} vx=0
which is not satisfied by A, is appended to the formula (note that all the necessary defining expressions are already in the formula), and the process is repeated until the instance becomes unsatisfiable. Intuitively, this clause eliminates all the satisfying assignments with the corresponding configuration having the same projection v of the encoding of its final state onto the set of variables {code x | x ∈ X} and enabling the same or smaller set of signals from X \ {z}.
Eventually we end up with a set of implications of the form S z (v ) ⇒ S z (v). It can happen that v or v is in the OFF set of the function, and the following simplifications are possible. If v is in the OFF set then the implication can be deleted, as it is trivially satisfied. If v is in the OFF set then the OFF set is extended to include v as well (this, in turn, can trigger further simplifications), and the implication can be deleted. The computed ON and OFF sets together with the entrance constraints are fed to the binate Boolean minimisation algorithm [8] , which in this case is guaranteed to have solutions.
Optimisations
In the full version [9] of this paper, we describe optimisations which can significantly reduce the computation effort required by the proposed method. First, we suggest a heuristic allowing to compute a part of a signal's support without running a SAT solver, based on the fact that any support for an output z must include all the triggers of z, i.e., those signals whose firing can enable z. Then we show how to speed up the computation in the case of prefixes without choices.
Experimental results and conclusions
The proposed method was implemented using ZCHAFF SAT solver [15] and ESPRESSO Boolean minimiser [3] , and the benchmarks from [12] were attempted. All the experiments were conducted on a PC with a P entium T M IV/2.8GHz processor and 512M RAM.
The experimental results are summarised in Table 2 , where the meaning of the columns is as follows (from left to right): the name of the problem; the number of places, transitions, and input and output signals in the STG; the number of reachable states; the number of conditions, events and cut-off events in the complete prefix; the total number of next-state (for gC synthesis) or set and reset (for CG and stdC syntheses) functions obtained by the proposed method (it gives a rough idea of the explored design space); the time spent by the PETRIFY tool [5] for each of the three types of synthesis; and the time spent by the method proposed in this paper for each of the three types of synthesis. We use 'mem' if there was a memory overflow and 'time' to indicate that the test had not stopped after 15 hours. The time needed to build complete prefixes is not included in the table, since it did not exceed 0.1sec for any of the attempted STGs.
Note that in all cases the size of the complete prefix was relatively small. This can be explained by the fact that STGs usually contain a lot of concurrency but relatively few choices, and thus the prefixes are in many cases not much bigger then the STGs themselves. For the scalable benchmarks, one can observe that the complete prefixes exhibited polynomial growth, whereas the number of reachable states grew exponentially. As a result, the proposed method had a clear advantage over that based on state graphs. In all the test cases it solved the problem relatively easily, even when it was intractable for PETRIFY. In some cases, it was faster by several orders of magnitude. The time spent on all these benchmarks was quite satisfactory -the 'hardest' benchmark was CFASYMCSCA for all the three types of synthesis, and it took just 56/69/171 seconds for the CG/gC/stdC synthesis algorithm. Such 'hard' cases typically had many alternative implementations which were enumerated by the proposed method, and the rates at which the equations were derived were quite high -e.g., for CFASYMCSCA benchmark in average approximately 8/7/3 equations per second were derived by the CG/gC/stdC synthesis algorithm.
It is important to note that these improvements in memory and running time come without any reduction in quality of the solutions. In fact, the proposed method is complete, i.e., it can produce all the valid implementations in each of the three target architectures (CG, gC and stdC). However, in the developed tool we restricted the algorithm to only minimal supports. Nevertheless, the explored design space was quite satisfactory: as the 'Derived expressions' column in Table 2 shows, in many cases the method proposed quite a few alternative implementations. Overall, the proposed approach turned out to be clearly superior, especially for hard problem instances.
In most cases the gC synthesis took more time than CG synthesis, because more formulae are generated and more equations are usually produced; however, the difference in time is not very significant. The stdC synthesis was 1.5-3 times more expensive than gC synthesis, because the entrance constraints had to be built. However, it did not matter much for timing that the binate covering problem had to be solved, as in all cases it was very fast compared with the other stages of the method.
According to the experimental results, the new method can solve quite large problem instances relatively quickly. It should also be emphasised that the unfolding approach is particularly well-suited for STGs, because STG unfolding prefixes are much smaller than state graphs for practical STGs. Therefore, in contrast to state-space based approaches, the proposed method is not memory demanding.
We view these results as encouraging. Together with those of [10, 11, 18] they form complete design flows for CG, gC and stdC syntheses of asynchronous circuits based on STG unfolding prefixes rather than state graphs. In future work we intend to include also the logic decomposition and technology mapping step into this framework.
